puter. Second, testing facilities generally require much more effort to start or reconfigure, and they have a limited number of buses. Third and foremost, a scaled down version of an original high-voltage level system is required to achieve cost effectiveness in experimental platforms. However, although transmission lines and load parameters can be scaled down to the laboratory application precisely by using corresponding components with smaller ratings, a large rotating machine cannot be represented by a smaller one. Since the inertia is related to a machine's mass and the resistance to inductance ratio varies dramatically with respect to the size, different machines will have distinct dynamic behavior [3] . Despite these disadvantages, experimental analog platforms have not totally disappeared. In fact, various experimental facilities still exist to test real equipment [4] [5] [6] . An interesting phenomenon is that, for most engineers, test results are still more convincing than simulation results. This is because users of digital simulation tools tend to oversimplify simulation scenarios and neglect critical conditions in practical applications such as time delay, communication bandwidth, electromagnetic interference, etc. Besides, the validity of the simulated results is also determined by the accuracy of the mathematical models and the robustness of the numerical method in use. Therefore, field testing of a hardware under test (HUT) is an irreplaceable step before the actual application.
In the 1990s, with the advancement of microprocessors and the invention of real-time simulators, such as RTDS and Opal-RT, a new trend has been to combine digital simulations and physical tests together to form a "hybrid simulation" environment-hardware-in-the-loop [7] [8] [9] . In this way, the testing efficiency and effectiveness can be largely improved with the flexibility of a digital simulation tool. At the same time, the utilization of power amplifiers allows power level HIL (PHIL) testing of a HUT. This also means that a down-scaled machine with the original inertia time constant is now feasible. PHIL has been applied for diverse purposes, such as grid emulation to test motor drive systems [10] , wind turbine low-voltage ride through [11] , [12] , and microgrid synchronization schemes [13] ; motor emulation to test motor drives [14] [15] [16] [17] [18] [19] [20] [21] ; synchronous generator (SG) emulation to test distributed generation systems' controls [22] [23] [24] [25] ; and generation and load emulation to test microgrid control [26] . Nevertheless, all these applications involve only one emulation target or aim at systems with the complexity and the power level no more than a microgrid. This still leaves the need for transmission level testing facilities.
Based on the PHIL concept, the hardware test-bed (HTB) developed by the CURENT center at the University of Tennessee serves as a transmission level experimental platform. However, different from PHIL systems, where equipment with original ratings are under test, the HTB is mainly applied to test power system control algorithms and low power equipment with a down scaled version of the original transmission level grids. Power system components, including SGs [27] , constant impedance, constant current, and constant power (ZIP) loads [28] , motor loads [29] , [30] , nonlinear load [31] , wind turbines [32] , solar farms [33] , energy storage systems, and long transmission lines [54] , are scaled and emulated by modular three-phase voltage source inverters (VSIs) with individual digital signal processors (DSPs), as demonstrated in Fig. 1 . In this way, the overall cost can be largely decreased while improving the flexibility. In addition, measurement units such as phasor measurement units (PMUs), frequency disturbance recorders (FDRs), potential transformers (PTs), and current transformers (CTs) are an integral part of the HTB, and control centers are developed on the NI LabVIEW platform to act as utility control centers [34] . The HTB in a way can be viewed as a parallel computation system, where the network solutions are realized by laws of physics, while its true merit lies in its comprehensive inspection of a HUT or a control algorithm under realistic circumstances before its application in power grids.
The converters applied in the HTB have ratings of 75 kV·A. Since the major goal of the HTB is to test power system level control algorithms, the whole system can be scaled to any ratings within the converter capacity. However, in order to easily incorporate real monitoring devices such as PMUs, FDRs, PTs, and CTs, the ratings of a testbed should allow direct implementation of these devices. The rescaling principle is that after rescaling, the per unit values of the physical and electrical parameters based on generator ratings stay the same [35] . At the same time, the HTB is able to emulate scenarios with positive and/or negative sequence components including line-to-line short-circuit fault condition. However, zero sequence current is not allowed to flow because of common mode chokes installed.
The primary goal of this paper is to deliver a methodology for developing SG emulators with high precision for various testing scenarios in the HTB from the control point of view. The development of a PHIL system involves three important aspects: 1) choose proper interface algorithm (IA); 2) design corresponding converter control; and 3) evaluate the accuracy and verify the emulation.
The choice of an IA depends on the type of digital simulator, as well as the ratings and the bandwidth of the power amplifier in use. ITM has been widely applied combined with low power-level and fast switching converters [14] , [20] , [22] , [26] . Improved IAs were proposed to reduce error and ameliorate stability for high power-level and low bandwidth converters with open-loop control [10] , [11] , [38] . The pros and cons of varying IAs were studied in [38] with impedance matching. However, the effect of time delay and control parameters were not taken into consideration. The control design of power amplifiers was considered independently despite that it is embedded in the emulation loop [14] [15] [16] [17] [18] [19] , [44] , [45] , [53] . Especially in the cases where the emulation target exhibits correlated electrical properties such as constant impedance load and motors, the control parameters or system structure can largely influence overall behavior [20] . Verification of an emulation is a vital step during its development. Unfortunately, most verifications in PHIL systems are performed through visual inspection of the output waveforms. Although several quantitative methods have been proposed, they are only applied for steady-state error evaluation [20] , [47] [48] [49] [50] [51] [52] . Different from constant emulation targets such as power grids, SGs have fast dynamics of up to 100 Hz [42] . Therefore, the inspection of the accuracy for an emulated SG system should include the characteristics over its effective frequency range instead of any individual dynamic or even steady state.
This paper focuses on analyzing the influence of a converter model and its control on the SG emulation; hence, it proposes a control loop to decrease the emulation error, provides a more comprehensive way to evaluate the accuracy, and guides the converter control parameter design. It is dedicated to answer the following questions:
1) What type of IA should be used for the SG emulation in the HTB? 2) What is the control design target and how to improve the emulation performance? 3) How to evaluate the performance of a SG emulation with varying characteristics on frequency, and what is the major cause of emulation error? Each of the aforesaid aspects will be discussed in detail from Sections II to IV.
II. INTERFACE ALGORITHM
The digital to analog IA is a key element in PHIL simulation. Take the system described in Fig. 2 as an example, where Z s is the source impedance and Z L is the load impedance, the IA defines the type of input and output signals transmitted between the simulation and the hardware and how the signals are processed, as shown in Fig. 3 . The ITM is the most common choice in various PHIL applications because of its simplicity [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] . There are two types of ITM-based IA: 1) the voltage type and 2) the current type. As shown in Fig. 4(a) , the voltage type IA takes the current information as input in the digital computation and gives a voltage signal as output to the analog side denoted as V M , and vice versa in the current type shown in Fig. 4(b) .
However, power amplifiers, especially the ones with high power ratings, are nonideal. The nonideality of a VSI, represented by ε in Fig. 4 , mainly comes from two sources: time delay and modulation. Normally, nonlinearity due to overmodulation can be avoided, switching harmonics can be filtered, and dead time can be compensated, which leaves time delay as the major factor causing errors.
In the voltage type ITM, the closed-loop transfer function of the PHIL system can be described as follows:
where the stability is guaranteed if the amplitude ratio |Z s /Z L | < 1, which is a very conservative criterion. In the impedance-based stability theory developed for converter control, the ratio of the source and load impedance has to satisfy the Nyquist stability criterion [39] . In this criterion, the stability is not only related to the source and load impedance amplitude but also to their phase angle difference. For instance, assume Z s = 0.1 s + 1.2 and Z L = 0.2 s + 1; the bode plot of G LP when Δt = 0.5 ms and Δt = 1 ms is demonstrated in Fig. 5 . Although |Z s /Z L | > 1, the system is stable when Δt = 0.5 ms and unstable when Δt = 1 ms. A time delay in the frequency domain has constant amplitude and linearly decreasing phase. This phase lag is then one of the major reasons that causes instability. Larger time delay results in larger decreasing slope in the phase, and a smaller time delay is, thus, preferable for stability considerations.
In most PHIL applications, commercial RT simulators such as RTDS and Opal-RT introduce time delay, including digital computation inside a RT simulator and communication with the converter DSP [40] . However, if the emulation model does not require complicated computation that relies on commercial RT simulators, reduction of time delay can be realized by directly coding the digital simulation within the same switching cycle with the converter control in the digital processor on a VSI.
Moreover, the converter bandwidth, constrained by the switching frequency and filter, creates additional delay. To ensure the fidelity of emulation, the bandwidth of a power amplifier should be larger than the emulation target or the frequency range of interest. If a converter with high power ratings and low switching frequency is applied, limited bandwidth is achievable with closed-loop control. Therefore, improved IAs have been proposed in several papers, such as time-variant first-order approximation [36] , transmission line mode [37] , partial circuit duplication [38] , and damping impedance method [38] to Fig. 6 . Simulation of a SG in rotor reference frame with voltage as input from [41] .
decrease the steady-state error and solve the stability problems with open-loop converter control. On the other hand, when the converter switching frequency is high, closed-loop control is a common choice to realize unity gain and zero phase within the control bandwidth [14] [15] [16] [17] [18] [19] [20] [21] [22] , [28] [29] [30] , [32] , [44] , [45] , [53] . In the CURENT HTB, the typical switching frequency of the converters is 10 kHz. The closed-loop control bandwidth can be designed as large as 2 kHz, which is much larger than the valid bandwidth of a standard sixth-order SG model including transient and subtransient parameters. Therefore, ITM with closed-loop control is adequate for the SG emulation in the HTB.
Theoretically, both voltage and current type ITMs are suitable for emulating SGs. In electromagnetic simulation environment, such as Matlab/Simulink and RTDS, SGs are modeled as current sources, as shown in Fig. 6 , where K r s is the transformation matrix from the stationary reference frame to the rotor reference frame [41] . This is because machines are inductive in nature and the circuit model equations are naturally driven by input voltages. If a steady voltage can be provided by the rest of the network, a current type ITM can be utilized to interface with the current type SG model, such as in [22] . This method is also very popular in motor emulation [14] [15] [16] [17] [18] [19] [20] [21] . However, if the SG itself is the voltage source of the whole network, the current type ITM will not be feasible. First, there is no steady voltage input. Second, current controlled VSI cannot work under open circuit condition. Considering that the load emulators require voltage input, it will be very difficult to start up the whole HTB system. In addition, SGs have small output impedance, which is beneficial for the stability in the voltage type emulators.
But this also brings up another challenge: the calculation of the transformer voltagesψ d andψ q in the stator equations of the SG circuit model in [41] , [42] at the terminal of the voltage source in [43] ; a small parasitic resistive load is included at the terminals of the current type SG model in [10] ; the load impedance is estimated through the RMS values of the terminal voltage and current in [24] ; or the derivative is neglected in [23] . In fact, the transformer voltages are often neglected in large-scale power system analysis in order to simplify calculation [42] . In addition, the rotor speed is assumed be 1 p.u. since the frequency deviation is very small. Based on the aforesaid assumptions, the derived second-seventh order SG models with operational parameters are widely applied.
The second-seventh order models are based on the number of state variables involved. For example, the sixth order model includes the excitation circuit, one d-axis and two q-axis damping circuits, which contributes to the transient and subtransient dynamics in a SG. In the preliminary development, since the emulation scope does not involve any operation that requires subtransient dynamics, such as a fault, a fourth-order model with transient parameters is then selected.
At the same time, droop control, automatic generation control, governor, turbine, automatic voltage regulator (AVR), and power system stabilizer are also included in the emulation. The voltage control is directly put in the rotor reference frame for convenience. As shown in Fig. 7 , v abc is the VSI output voltage, d abc is its calculated duty cycle, P tie is the tie line power flow, ω ref the reference rotor speed, and U tref is the SG terminal voltage reference.
In conclusion, a fourth-order SG model combining with voltage type ITM and closed-loop voltage control is adopted in the following emulation.
III. CONVERTER CONTROL ALGORITHM DESIGN
In the fourth-order SG model, also called the two-axis model, the damping winding on the d-axis and the second damping winding on the q-axis are neglected, and the output impedance and G gf is given by 
Combining (3) and (4), a SG emulator model can be written as follows:
In order to make the converter-based emulator behave exactly like the model, i.e., v dq = u dq , the following control targets can be derived: 1) the loop gain G v should be 1 within the frequency range of interest; 2) controller bandwidth should be larger than the fastest dynamic in a SG model; 3) the converter output impedance should be 0, or as small as possible. Since the smallest subtransient open-circuit time constant in a SG (hydro/thermal) is typically 0.01 s, the bandwidth of the converter control should be larger than 100 Hz [42] .
The small signal model of the aforesaid VSI on the rotor reference frame is demonstrated in Fig. 9 , where Z L is the load impedance, F V (s) is the low-pass filter on the voltage sensing path.
The d-axis voltage to output transfer function is given by
The output filter inductance L f of a three-phase converter is normally designed to be small enough to have minimum voltage (6) with varying loads and (7). drop and reactive power, while limiting the current ripple. In the CURENT HTB, L f = 0.5 mH, corresponding to 0.065 p.u. Thus, (6) can be rewritten as (7) with L f and R f ignored
The simplified transfer function of the control plant is independent from the load impedance, and a single PI controller with unified parameters can be designed and applied for most loading conditions. To verify this assumption, the bode plot of (6) with varying loads and (7) are shown in Fig. 10 . Only resistive and/or inductive loads are considered since they are the major loads in power grids. Apparently, when the load is RL type, (6) can be represented by (7) with very small error. When the load is purely resistive, (6) can be represented by (7) when the resistance is large under low and medium frequency range.
The block diagram of a SG emulator on dq-axis is then demonstrated in Fig. 11 , where the coupling and decoupling of the filter inductor are not included. The VSI model (4) can be expressed in detail as follows: 
where
The SG parameters and the power stage parameters applied in the following analysis are given in Table I . The SG parameters scale from 900 MVA and 20 kV to 15 kVA and 208 V with the same per unit values.
The controller should be designed to achieve large bandwidth and sufficient phase margin. Typically, large control bandwidth can be realized by increasing PI parameters, but the real problem is how large they should be for emulation purposes. Define the output impedance of a SG emulator Z p = G v Z g + Z c , as described in (5), and plot the bode diagram of Z p and Z g in Fig. 12 with the parameters in Table I . Take Z pdd and Z pdq as example, Z pdd approximates Z gdd in magnitude with less difference with the increase of control parameters, but with larger difference on phase, whereas for Z pdq error on amplitude increases both when control parameters are too small or too large. That means, PI parameters cannot increase indefinitely. Furthermore, the deviation in Z pdq starts from the converter control cutoff frequency, while the deviation in Z pdd starts at a much lower frequency. Since the SG impedance Z gdd is very small in this case, the emulator output impedance Z pdd is dominated by the converter output impedance Z cdd . As defined in (9), the amplitude of Z cdd is also a factor of the filter inductance and resistance, which contributes to the discrepancy on Z pdd within the control bandwidth.
A current feed-forward loop is, thus, designed to eliminate the error caused by the voltage drop on the filter inductor, as illustrated in Fig. 13 . L fc and R fc are the compensation value of the filter inductance and resistance. F I is the current filter with a cutoff frequency of 5 kHz. The converter output impedance Z cdd is then rewritten as (10), while Z cdq , Z cqd , and G v stay unchanged The bode plots of Z cdd with different L fc and R fc are shown in Fig. 14(a) . When L fc = 0 and R fc = 0, Z cdd has the same form as (9) . Apparently, the current feed-forward can largely decrease the magnitude of Z cdd even when the compensation value is different from the filter inductor parameter. In this way, the corresponding error between Z pdd and Z gdd is reduced significantly within the control bandwidth, as demonstrated in Fig. 14(b) , where K i = 10. But at the same time, the current feed-forward also moves the phase response in Z cdd further away from the passive region (−90
• -90 • ), which makes the converter more prone to instability under certain capacitive loads compared with the control without the feed-forward. To verify the effectiveness of the current feed-forward, comparative experiments have been conducted with the structure as shown in Fig. 15 . Inverter 1 is implemented with voltage control discussed earlier, and Inverter 2 works as a current source. In Case 1, L fc = 0 and R fc = 0, while L fc = 0.5 × 10 −3 and R fc = 0 in Case 2. Under the same load current step, Inverter 1 output voltage V has a smaller sag in Case 2 than in Case 1, as shown in Fig. 16(a) and (b) . At the same time, voltage and current data on dq-axis during the current step are obtained from the DSP with 10-kHz sampling, as shown in Fig. 16(c) and (d) . Since the filter inductance is already very small and the current step is not very large, the effect of the current feed-forward is obvious but not significant. However, under large load step, especially in the fault condition, it will play an important role in shaping the emulator behavior.
As shown in Fig. 17 , simulation of a single SG emulator with switching model is performed by using Matlab/Simulink. The breaker closes when t = 2 s, and two cases are studied: L fc = 0 and R fc = 0 in Case I and L fc = 0.5 × 10 −3 and R fc = 0 in Case II. The emulator voltage reference and output exhibit large difference in the two cases, as demonstrated in Fig. 18 . Since the VSI is embedded into the original system, its characteristic will influence the closed-loop behavior of the whole PHIL system. Even though the voltage output v can track the reference u well in both cases, it does not necessarily mean that both emulations are correct. In simulation, the original system can be developed for comparison; while in practice, the input signals resulting from the original system response are actually unavailable, which requires a better way to evaluate the error other than simply to compare the reference and the output curves.
IV. PERFORMANCE EVALUATION AND ERROR ESTIMATION
Verification of a PHIL system can be done through many different ways. The most widely used method is to visually inspect the emulator output waveforms. In [10] and [14] , the emulator output waveforms are compared with real equipment. The problem with this method is that the accuracy of the emulation is also related to the model and parameters in use, and it is difficult to conclude the major source of the discrepancy. In [15] and [16] , the calculated current inside the motor emulator is compared with the real motor connected to the same bus. This method only investigates the validity of the motor model calculation, and the converter influence to the closed-loop system is not mentioned. The actual output current of the load emulator is compared with its current reference in [44] and [45] . As aforementioned, comparison between the reference and actual output of the emulator does not give any useful information. In addition to the inspection of the output waveforms, verification can also be done through the comparison between the measured and the simulated original output impedance in the frequency domain [46] .
Even though none of the aforesaid methods deliver any quantitative analysis on the error, visual inspection on the output waveforms can still give a preliminary verification. Since the SG with the corresponding rating is not available, the reference can be chosen as the simulation of the original system. The experimental setup is the same with Fig. 15 , where Inverter 1 is working as a SG emulator and Inverter 2 is working as a ZIP load. In the simulation through Matlab/Simulink, Inverter 1 is replaced by the corresponding generator model, and Inverter 2 is Fig. 19(c) and (d). The steady state and dynamic results of the experiment and the simulation match very well except for some small discrepancies in the voltage and current amplitude during the disturbance.
In [47] , the steady-state power transfer limit of a PHIL system influenced by time delay is studied. Wavelet theory is utilized in [48] and [49] , and [53] applied the mean relative error to analyze the difference between the emulation and the original system waveforms. Although the two methods provide quantitative results, the obtained error is still caused by a mix of many factors, such as model parameters and switching frequency noise. In addition, even though a comparison on the dynamic behavior is demonstrated in [48] , the quantitative analysis is only performed on the steady-state signals. Also, the original system signal is required in [48] and [49] for error calculation, which is not available in many PHIL applications. Since this paper only focuses on the error caused by the converter model and its control, analysis of the small signal transfer functions of the SG emulation system in the frequency domain, which includes both steady-state and dynamic performance, can provide a better solution.
The transfer function perturbation (TFP)-based error model proposed by Ren et al. [50] [51] [52] provides an assessment of the emulation performance by computing the relative error of the closed-loop transfer functions between the emulation system and the original system.
In the SG emulation system as shown in Fig. 20 , the closedloop transfer function is defined as follows:
The original system transfer function is expressed as follows:
The TFP error is then defined as follows: However, this method only takes into consideration the amplitude response difference between the emulated and the original system. As shown in Fig. 21 , a system in the frequency domain is described by the amplitude and phase at different frequencies. Thus, the error evaluation between two systems, i.e., distance between the curves on the frequency domain, should include both the amplitude and frequency response. Sometimes, even when the amplitude of two systems are equal, inconsistency in the phase response can result in totally divergent dynamics.
Quantitatively, there are several different ways to assess relative distance between two curves (or error in a vector). The most widely applied methods are the infinity norm and the second norm. The infinity norm of a vector x is defined as the magnitude of the largest component: x ∞ = max 1≤i≤n |x i |. Apparently, the infinity norm can only be utilized for absolute errors, since the base value (especially the phase in a relative error calculation) is zero at certain frequencies. At the same time, the error between the two curves as shown in Fig. 21 increases with frequency, which means that the largest error will be the value at the upper frequency limit of the interested range. The second norm, on the other hand, gives an average distance value, which is commonly used in calculating relative errors [20] , [48] .
The second norm of the vector x is defined as:
Assume that A p and P p are the amplitude and phase of G p , and A o and P o are the amplitude and phase of G o . Define the relative error between G p and G o over the frequency range of interest as a second norm on magnitude and phase
where A ER is the relative error on amplitude and P ER on phase.
Since the error is relative, different selection of the output signal, such as voltage instead of current, will give the same result. In SG emulation, the error on d-axis and q-axis will be calculated separately. Since the fastest subtransient time constant in a hydro or thermal SG unit is 0.01 s according to [44] , the frequency range under inspection should be larger than 100 Hz and smaller than the control bandwidth. In fact, variation of the studied frequency range within the control bandwidth does not impact the value of relative errors, if the closed-loop control is designed properly. The frequency range is then chosen as 0-200 Hz in the following analysis. The emulation error under different control parameters is given in Table II . The error amplitude decreases with the increase of control parameters. But at the same time, when K i is too large, the error on phase will increase again. This result matches with the previous analysis in Section III, but it also means that the error evaluation based only on amplitude is not correct. In addition, the effect of the current feed-forward is verified through the error index.
Time delay is another factor that influences error. As shown in Table III , longer time delay will result in larger error both in amplitude and phase. The control bandwidth and the time delay together in a converter indicate its switching frequency. Higher switching frequency with smaller time delay and larger control bandwidth is, thereby, preferable to reduce the emulation error.
Moreover, error is also a function of load impedance, which has not been mentioned in any of the previous work on PHIL systems. As shown in Table IV , the errors increase inversely to the load impedance under the same control parameters. This is, however, not surprising because of the output impedance of the converter itself. The voltage drop on a converter output impedance is negligible with small load current, while a large voltage drop under large current will alter the emulator behavior. An extreme example of this phenomenon is shown in Fig. 22 . Sys II is the SG emulation system simulated in Matlab/Simulink with the same structure described in Fig. 17 . Sys I is the original system with the converter replaced by the corresponding SG model. Under the same load step, the output currents on dq-axis 
of the two systems are compared in Fig. 22 . When R L = 1.2 Ω and L L = 4.2 mH, the emulator output current matches with the original system very well, as shown in Fig. 22(a) . However, when R L = 0.2 Ω and L L = 3.2 mH, there is an obvious difference between the two systems, which in calculation corresponds to 171% error on the amplitude. Therefore, the control parameters have to be designed for the worst case scenario, such as short-circuit fault condition. Thus, the key to ensure high performance is to decrease the converter output impedance.
In the aforesaid analysis, only SG electric model is taken into consideration, and the excitation voltage and rotor speed are assumed to be constant. But it is also necessary to investigate the error influence on the closed-loop control in the SG model. Since the mechanical model of a SG has very large time constants, 
After linearization, the small signal model is given by (16) 
Thus, the bode plots of the emulated and the original system open-loop transfer function defined by u t /U tref are compared in Fig. 24 , denoted by G pt and G ot , respectively. Within normal operating conditions, the error barely has any influence on the system gain or the phase margin.
V. CONCLUSION AND FUTURE WORK
This paper mainly investigated the influence of the voltage type ITM, converter model, and control on the emulation performance. The major factors that cause error are discovered through a more comprehensive error evaluation method based on the frequency domain models. The contributions of this paper are summarized as follows: 1) Improved IAs are needed only when time delay is large and open loop control is used. Voltage type ITM is selected for SG emulation since the generator is the only voltage source in the HTB system. Closed-loop voltage control is applied to compensate the phase lag caused by time delay within the control bandwidth. 2) A single voltage control loop with a PI controller is designed for the VSI with L filter. In order to further decrease the difference between the emulator and the target SG, a current feed-forward is proposed for the converter control. This feed-forward can decrease the amplitude of the converter output impedance Z cdd and Z cqq without increasing PI parameters. The effect of the feed-forward is verified through experiment. 3) Verification of the developed SG emulator is first realized by comparing the output waveforms with the corresponding simulation results. Then, the TFP-based error model is utilized to investigate the converter influence on emulation accuracy. In addition to the amplitude, phase difference is also an important error index. Calculation results show that the error is related to control parameters, time delay, and loading condition. Therefore, control parameters should be designed based on the worst case scenarios, such as a short-circuit fault. The future work will include the development of the SG emulator under three-phase short-circuit fault condition. With further down scaling of the SG, fault current can be designed within the converter protection limit. At the same time, with the TPF error as a guide, control parameters can be designed to fulfill the emulation with high accuracy under the fault condition.
